University of Tennessee, Knoxville

TRACE: Tennessee Research and Creative
Exchange
Doctoral Dissertations

Graduate School

5-2005

MOSFET Modeling, Simulation and Parameter Extraction in 4Hand 6H- Silicon Carbide
Md Hasanuzzaman
University of Tennessee - Knoxville

Follow this and additional works at: https://trace.tennessee.edu/utk_graddiss
Part of the Electrical and Computer Engineering Commons

Recommended Citation
Hasanuzzaman, Md, "MOSFET Modeling, Simulation and Parameter Extraction in 4H- and 6H- Silicon
Carbide. " PhD diss., University of Tennessee, 2005.
https://trace.tennessee.edu/utk_graddiss/2078

This Dissertation is brought to you for free and open access by the Graduate School at TRACE: Tennessee
Research and Creative Exchange. It has been accepted for inclusion in Doctoral Dissertations by an authorized
administrator of TRACE: Tennessee Research and Creative Exchange. For more information, please contact
trace@utk.edu.

To the Graduate Council:
I am submitting herewith a dissertation written by Md Hasanuzzaman entitled "MOSFET
Modeling, Simulation and Parameter Extraction in 4H- and 6H- Silicon Carbide." I have examined
the final electronic copy of this dissertation for form and content and recommend that it be
accepted in partial fulfillment of the requirements for the degree of Doctor of Philosophy, with a
major in Electrical Engineering.
Syed Kamrul Islam, Major Professor
We have read this dissertation and recommend its acceptance:
Benjamin J. Blalock, Leon M. Tolbert, Philip D. Rack
Accepted for the Council:
Carolyn R. Hodges
Vice Provost and Dean of the Graduate School
(Original signatures are on file with official student records.)

To the Graduate Council:
I am submitting herewith a dissertation written by Md Hasanuzzaman entitled “MOSFET
Modeling, Simulation and Parameter Extraction in 4H- and 6H- Silicon Carbide.” I have
examined the final electronic copy of this dissertation for form and content and
recommend that it be accepted in partial fulfillment of the requirement for the degree of
Doctor of Philosophy, with a major in Electrical Engineering.

Syed Kamrul Islam
Major Professor
We have read this dissertation
and recommend its acceptance:
Benjamin J. Blalock
Leon M. Tolbert
Philip D. Rack

Accepted for the Council:
Anne Mayhew
Vice Chancellor and Dean of
Graduate Studies

(Original signatures are on file with official student records.)

MOSFET Modeling, Simulation and Parameter
Extraction in 4H- and 6H- Silicon Carbide

A Dissertation
Presented for the
Doctor of Philosophy
Degree
The University of Tennessee, Knoxville

Md Hasanuzzaman
May 2005

Dedication
This dissertation is dedicated to my parents.

ii

Acknowledgements
I would like to thank my principal supervisor, Dr. Syed K. Islam, for taking me on
as a student and providing a challenging problem to work on and the resources needed to
tackle them. This thesis would not be accomplished without his guidance,
encouragement, and his constructive comments. I would also like to thank my associate
supervisors, Dr. Leon M. Tolbert, and Dr. Benjamin J. Blalock, for providing me
valuable guidance and advises.
Among my group members, I like to thank all of them, especially, Mr. Rajagopal,
Mr. Hung, Mr. Nazmul, Ms. Mo Zhang, Ms. Akila, Mr. Tanvir, for their continuous
support and encouragement in my research work. I especially thank Dr. Burak Ozpineci
and Mr. Madhu Chinthavali of National Transportation Research Center, Oak Ridge
National Laboratory for their help in my work.
I would like to take the opportunity to acknowledge the contribution of Cree
Research Inc. Raleigh, North Carolina, for providing the silicon carbide test device,
which helped me a lot in the completion of my research work.
Finally, I like to thank my wife, for her continuous support and encouragement in
my work.

iii

Abstract
This thesis presents the work on analytical modeling and simulation of a silicon
carbide (SiC) power MOSFET, model verification with test data, and device
characterization and parameter extraction of the SPICE model. The development of
temperature models for a lateral as well as a vertical MOSFET in SiC are also presented.
The model takes into account the various short channel effects in the DIMOS
channel region as well as the velocity saturation effect in the drift region. Considering the
SiC material processing limitations and feedback from the system level application
group, an application specific SiC power MOSFET structure has been proposed. The
device dimensions were chosen to obtain the desired specific on-resistance and
breakdown voltage of the power MOSFET. A good agreement between the analytical
model and the MEDICI simulation is demonstrated.
The temperature models include the effects of temperature on the threshold
voltage, carrier mobility, the body leakage current, and the drain and source contact
region resistances for a lateral MOSFET and the effects of temperature on the threshold
voltage, carrier mobility, the body leakage current, drift region resistance and channel
resistance for a vertical MOSFET. The temperature dependent compensating current
elements are introduced in the model. These compensating currents contribute to the total
current at high temperatures.
A rigorous testing and characterization has been carried out on a 4H-SiC DIMOS
transistor test device. SPICE parameters have been extracted from the measurements and
a SPICE model for the DIMOS transistor has been developed. The models developed in
this research will not only help the SiC device researchers in the device behavioral study
but will also provide a SPICE model for circuit designers.
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Chapter I

Introduction

1.1 Background
The development of semiconductor material has enhanced the progress of modern
electronic technology. Invention of new materials leads to more advanced electronic
applications. One of the major demands of advanced technology is that the electronics
that operates and controls functional systems must survive in extreme environments.
Silicon technology cannot fulfill the demand for extreme environment applications due to
its intrinsic material properties. Wide bandgap semiconductors are the third generation
compound semiconductors that have some special material properties, which are
exceptionally suitable for high power and high temperature device applications.

The fundamental (intrinsic) requirements of semiconductor materials for high power
device applications can be summarized as: large breakdown voltage, large saturation
electron drift velocity, small dielectric constant, reasonably high electron mobility, small
on-resistance, and high thermal conductivity. The power devices should be able to handle
1

higher voltages and show stable operation at higher temperatures with lower losses, as
well as require smaller cooling system with higher packaging densities. Availability of
high temperature semiconductor devices would provide significant advantages in the
areas such as:
•

Sensors and controls for automobiles and aircrafts.

•

High power switching devices for the electric power industry, the electric
vehicles, etc.

•

Control electronics for the nuclear power industry.

All of the above applications indicate the requirements of high temperature electronics.
Larger bandgap, higher breakdown voltage, lower specific on- resistance, higher thermal
conductivity, reasonable mobilities make the wide bandgap materials such as silicon
carbide (SiC), gallium nitride (GaN), etc. the best candidates for high temperature
applications.

1.1.1 Drawbacks of Silicon
It is obvious that silicon is the most advanced and matured technology that can be
processed and fabricated without practically any material defect. Millions of integrated
circuits in digital technology such as microprocessor, memories, etc are being fabricated
in CMOS, BiCMOS and Bipolar technology with silicon. Although silicon is the most
studied and the most advanced technology, it cannot show good performance in all
operating conditions. Some of the drawbacks of silicon are highlighted as below:

2

•

Moderate mobility which limits the device operating frequency to few hundreds
gigahertz.

•

High specific on-resistance, which causes high switching and conduction losses.

•

Low thermal conductivity; cannot operate at more than 150oC temperature;
requires larger cooling system.

•

Low electric breakdown field which forces lower voltage operations.

All of the above drawbacks make silicon less competitive to some special compound
semiconductors for high frequency, high power and high temperature device applications.
Wide bandgap semiconductor, especially SiC, is suitable for high power and high
temperature applications.

1.1.2 Why Silicon Carbide?
Silicon carbide, gallium nitrides and diamond are the most discussed and studied
materials in wide bandgap family. All of these three materials appear to have the requisite
intrinsic properties for high power, high temperature application. However, material
properties are not the sufficient condition to get a workable device. To achieve a
technology the material must be “processable”, that is the material must allow all the
modifications necessary to create a working device. At present, material processing and
device fabrication of the wide bandgap materials are in a primitive stage. Among these
materials, silicon carbide is the most advanced material in the context of better quality
material growth, defect free dielectric formation, implantation doping, contacts via
metallization and other process steps. Recent progress in wide bandgap semiconductors
3

makes it likely that a manufacturable MOSFET device technology can be developed
within the next three to five years [1-7]. SiC is unique among the wide bandgap materials
and its native oxide is SiO2, same as silicon. Although SiC has a lower carrier mobility
relative to some other wide bandgap materials, ease in formation of native oxide leads it
to the fabrication of MOSFETs, power double diffusion (DMOS), double implanted
(DIMOS), and MOS-controlled thyristor (MCT).

Gallium nitride shows great promise and is likely to dominate in opto-electronics market.
Light emitting diodes (LEDs) and lasers in gallium nitride has been already marketed by
a number of companies. Heterojunction device structure realized in GaN material system
is another promising field of interest for high-speed device applications. Although this
material system possesses properties that are suitable for high power applications, usable
power device cannot be obtained due to the lack of adequate substrates. Moreover, wafer
production, doping, and film growth technology of the GaN lag behind those of SiC.

Diamond shows the best material properties for high temperature operation, but its use in
active electronic device applications is not feasible at this moment because of the
difficulties associated with its economical growth and doping. Only field emission type
devices can be obtained with diamond. Device grade quality diamond material has not yet
been achieved.

Some of the excellent material properties of silicon carbide are presented in Figure 1.1.
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Figure 1.1: SiC material properties for high power and high temperature device

The advantages of SiC devices compared to silicon-based counterpart are as follows:
•

High electric breakdown voltage results in higher voltage rating of SiC devices.
Devices are thin and compact for the comparable voltage rating.

•

Low specific on-resistance, which reduces the conduction losses as well as the
switching losses.

•

Excellent reverse recovery characteristics.

•

Higher thermal conductivity and thus a lower junction-to-case thermal resistance,
requiring small or even no cooling system.

•

Large bandgap yields low thermal generation leakage currents.
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•

Excellent physical and chemical stability at high temperature, and the ability to
maintain material characteristics in high radiation environments.

1.1.3 Applications of High Temperature Electronics
As shown in Figure 1.2, some of the well known applications of the high temperature
electronics applications are: hybrid electric vehicles, switching devices for power
electronics, reactor monitoring, control circuitry for aircraft gas turbine, nuclear power
industry, mining exploration ride through process monitoring etc. The automotive

Space-craft
Automotive

Utility

SiC Devices

Mining

Aircraft
Figure 1.2: Potential applications of SiC devices
6

Nuclear power

industry is often cited as the near term market for high temperature electronics [8-9].

Electric and hybrid electric vehicles (HEV) are largely dependent on power electronics
for efficient operation of motor and braking systems. HEV requires dc-dc converters and
the traction motor drive controls. Placing the power electronics within the motor housing,
which is obviously a high temperature environment, can minimize the wiring weight,
resistive losses, and radio frequency emissions of HEVs.

The control of gas turbine engine can be improved and the weight of the connecting wires
can be minimized by using high temperature electronics. A number of temperature
sensors made of wide bandgap materials are often used in space exploration vehicles.
Radiation hard electronics can improve reactor control of the nuclear power generator
and can reduce the cost of expensive and hazardous repairs.

1.2 Problem Statement
Hybrid electric vehicles (HEV) are one of the most demanding and emerging
technologies in automotive industries. A number of research works are going on in this
field to improve their performance and reliability at high voltage operation. Two
important needs are identified for automotive electronics: first, the need for a low cost,
highly reliable technology that can operate at an intermediate temperature (perhaps
200oC); second, the need for power electronics capable of functioning in elevated
ambient temperatures with smaller heat sink. The design of dc-dc converters and
7

inverters, frequently used in HEVs, require a number of switching diodes and MOSFETs.
Since the present silicon-based power technology is largely limited by the internal heat
generation, a switch to a wide bandgap semiconductor will fulfill the need of automotive
electronics.

Although research works are going on in the design and fabrication of power MOSFETs
in SiC, they are still not commercially available; therefore, there is a good opportunity to
study, design, fabricate and test a power MOSFET in SiC material system.

A good reliable device model is essential for the evaluation of the device behavior and its
characteristics. A precise model can predict the device behavior more accurately and
thus, the design requirements can be implemented with low tolerance. This dissertation
provides a brief overview of the state-of-art research in the area of silicon carbide device
modeling. A thorough and detailed analysis of power MOSFET modeling, simulation,
measurement and characterization of test device and the extraction of parameters for
SPICE model in 4H- and 6H-SiC material system are presented.

1.3 Research Objectives
The objectives of the current research are (i) to provide an extensive study on the wide
bandgap semiconductor materials, (ii) to evaluate a suitable material for power MOSFET
used in hybrid electric vehicle application, (iii) to develop an analytical model for the
vertical double implanted metal oxide semiconductor transistor (DIMOS), (iv) to develop
8

a vertical DIMOS device structure in SiC material system, (v) to develop temperature
models for both lateral and vertical MOSFET to evaluate its performance variation across
the temperature range of 25oC to 200oC, (vi) to measure, characterize, and extract SPICE
parameters for SiC power MOSFETs, and (vii) to design a class D power amplifier using
the developed model.

1.4 Outline of the Dissertation
The research described in this thesis seeks to address the key problems in developing
MOSFET power devices in SiC. The research in SiC MOSFET modeling,
characterization, and SPICE model development are presented in six chapters. Chapter I
discusses the background of wide bandgap materials and also the current research trends.

Chapter II presents an overview of the history of SiC material. First, a discussion of
physical and electrical properties of SiC is presented. Next, the state-of-art SiC material
processing issues are described. Finally, a review of the SiC device fabrication is
presented.

Chapter III presents the research work on device modeling. First, an analytical modeling
approach of a vertical DIMOS transistor in 4H-SiC is presented. Then a vertical structure
in 4H-SiC is proposed to verify the model. Temperature models for both lateral and
vertical MOSFETs are presented to evaluate the device performance across the
temperature range of 25oC to 200oC. Finally, results obtained from the analytical and
9

numerical simulation are discussed. This chapter also discusses the simulation techniques
and related software used in the study.

Chapter IV presents the measurement, characterization and extraction of the SPICE
model parameters of SiC DIMOS transistor. First, the different measurement test setup
and systems are described. Then, the measured data and figures are presented and a
simple SPICE model for the SiC DIMOS is proposed. Finally, parameter extraction
procedures for the SPICE modeling are described.

Chapter V provides a design of a class D power amplifier using the SPICE model
developed. The design performance and the advantages of the SiC devices over the
conventional silicon devices for power amplifiers are discussed in this chapter.

The conclusions of the thesis are drawn in chapter VI and some recommendation for
future work is suggested.

At the end, an appendix is shown for clarifications and a list of references is attached.
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Chapter II

Literature Review

Silicon carbide is one of the oldest compound semiconductors in the universe. However,
it was revealed and recognized by the semiconductor community at the end of 20th
century. It is almost rare in nature. Scientists believe that SiC was a celestial compound,
which was formed around 4.6 billion years ago and migrated to the earth through
meteorites. Hexagonal crystals of SiC were found in meteoritic specimens obtained from
Canyon Diablo, Arizona.

2.1 History of Silicon Carbide
A Swedish chemist, JÖns Jacob Berzelius, first discovered the Si-C bonds in 1824. Sixtyseven years later, Eugene G. Acheson of Monongahela, Pennsylvania produced the first
SiC in the USA. He melted a mass of carbon and aluminum silicate by passing a current
through a carbon rod immersed in the mixture. Bright blue color SiC crystals were
formed from this experiment. Eugene was expecting a compound of carbon and
aluminum and named the new crystal as ‘carborundum’ from the name of Al2O3 –

11

‘corundum’. Later he found it was a compound of silicon and carbon. But it is still
known as ‘carborundum’ all around the world.

In 1907, the first SiC device, a light emitting diode (LED), was developed. It took a long
time to develop a reliable and better technology for SiC crystal growth. Lely et al. came
up with more acceptable concept of growing higher quality SiC crystals in 1955 [10].
Material processing of silicon was developed at the same time and major research was
done in silicon technology. Therefore, in the following three decades little research was
done in SiC.

When researchers realized that silicon was not showing good performance in all
operating conditions, especially in high frequency, high power and high temperature
device applications, they started the research and development of new materials. For last
two decades, SiC received a great interest for high temperature electronics applications.
In 1987, Cree Inc. was established and provided a boost to SiC research. Since then, SiC
substrates are available for research on device fabrication. Schottky diodes in SiC are
marketed by Cree Inc.

2.2

Material Properties of SiC

Silicon carbide is an indirect bandgap semiconductor with high breakdown electric field,
high thermal conductivity, high-saturation drift velocity, and high thermal stability. Due
to the different orientations of the lattices structure, there are more than 100 known
12

Si
C

Figure 2.1: Tetragonal bonding between carbon
and silicon atoms
polytypes of silicon carbides available in nature [11-12]. Each of the polytypes is formed
by stacking of SiC molecules on top of each other in a specific order. Figure 2.1 shows
one of the SiC molecules where a carbon atom is located at the center of tetrahedral shape
formed by four silicon atoms. Among the polytypes, the most common types are the
cubic 3C, the hexagonal 4H and 6H, and the rhombohedral 15R structures. These
polytypes are differentiated by the stacking sequence of the bi-atom layers of SiC
structure. For better understanding, let us consider the Figure 2.2-2.4, which illustrate the
differences between common SiC polytypes.

Figure 2.2 shows the layer structure of SiC with the tetrahedrally bonded carbon atoms
linked to three Si atoms within the bilayer and having a single bond linked to a Si atom in
the layer below. The top view of the structure (the <0001> direction) is shown in Figure
2.3. The locations of the carbon atoms within a bi-layer form a hexagonal structure,
which is labeled as “A” in the figure. The next bi-layer has the option of positioning its
carbon atom in the “B” or the “C” lattice sites. Material polytypes are determined by the
sequence of stacking of the bi-layer.
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Figure 2.2 : Locations of Si (light) and C
atoms (dark) in SiC

Figure 2.3: Site locations for C atoms in
(0001) plan
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Figure 2.4: Stacking sequences for four different SiC polytypes

14

Figure 2.4 shows some possible stacking sequences for SiC. Stacking sequence AB is the
hexagonal structure (Wurtzite), which is known as 2H polytypes. Some other important
stacking sequences are 4H with ABCB and 6H with ABCACB. The stacking ABC of
atoms in the 3C polytype leads to the cubic zinc-blend structure.

Physical and Electrical Properties:
SiC possesses a number of impressive physical properties as shown in Table 2.1 [1-3, 1315]. These include high thermal conductivity, high hardness value, excellent resistance to
chemical attack, extreme radiation hardness, and very high tolerance to temperature
variation. Also it can be made transparent to optical wavelengths with proper doping. It
Table 2.1: Physical and Electrical Properties of Wide Bandgap Semiconductors
Properties

Silicon

4H-SiC

6H-SiC

Lattice constant (Å)

5.43

Thermal expansion (x10-6)
o
C
Density (g/cm3)
Melting point (oC)
Bandgap (eV)
Saturated electron velocity
(x107 cm/s)
Mobility (cm2/V⋅s)
Electron
Hole
Breakdown Voltage (x105
V/cm)
Dielectric constant
Resistivity (Ω⋅cm)
Thermal conductivity
(W/cm⋅K)
Hardness (kg/mm2)

2.6

3.073 a
10.053 c
-

2.328
1420
1.12
1.0

2830
3.26
2.0

3.08 a
15.11 c
4.2 a
4.7 c
3.21
2830
3.02
2.0

1500
600
6

780
50
30

11.8
103
1.5
1000
15

GaN

Diamond

4.51

3.57

5.6

0.08

3.45
2.2

3.51
4000
5.45
2.7

370
90
32

1250
250
>50

2200
1600
100

9.66
4.9

9.6
4.9

11
1010
1.3

5.5
1013
20

2130 a

-

-

10000

Table 2.2: Figures of Merit for Power Electronics Applications
JFM

KFM

BFM1

FSFM

FPFM

FTFM

Johnson’s figure of merit
(JFM)

Si

1.0

1.0

1.0

1.0

1.0

1.0

4H-SiC

215.1

3.79

223.1

61.2

56.0

3424.8

6H-SiC

277.8

5.13

125.3

30.5

48.3

1470.5

GaN

215.1

1.48

186.7

65.0

30.4

1973.6

Diamond

8100.0

35.45

25106.3

3594.8

1475.6

5304459

Keyes’ figure of merit (KFM)
Baliga’s

figure

of

merit

(BFM)
FET switching speed figure of
merit (FSFM)
FET power handling capacity
figure of merit (FPFM)
FET power switching product
(FTFM)

has also a good number of electrical properties. SiC-substrate not only provides the basis
of SiC homoepitaxial device structure but also is used for heteroepitaxy of GaN devices
structures, due to its close lattice match to GaN.

The performance of power electronics devices for different materials can be compared
with the figures of merit. The figures of merit, which are based on the material
parameters that affect device performance, provide a useful basis of comparison for the
possible technologies. Table 2.2 shows calculated values of some of the well-known
figures of merit in for each semiconductor material [13,16-17]. The values from Table 2.1
are used in the calculation of the figures of merit. The higher the values of figures of
merit, the better are the device performance. The figures of merit for SiC are excellent
compared to silicon and has established its position in power electronics applications.

16

The following sections discuss some of the outstanding properties of SiC and their effects
in power devices.

(i) Wide Bandgap:
The bandgap of SiC polytypes ranges from 2.39eV to 3.33eV, and all of them are treated
as wide bandgap. Due to the large bandgap, SiC devices can operate in high temperature
environment. Si-C bond is formed with a very strong bonding energy within a stable
tetrahedral structure, which is very hard in nature. Therefore, SiC devices can sustain
high radiation and can operate in extreme environment.

(ii) High Electric Breakdown Field:
SiC has a high breakdown field (1.5-4x106 V/cm). Therefore, much higher doping level
can be achieved, and device layer can be made thinner than Si for the same breakdown
voltage rating. SiC devices exhibit smaller on-resistance, which reduces the conduction
losses and results in higher efficiency. Due to the high breakdown field, high voltage
rating power devices can be fabricated in SiC.

(iii) High Saturation Drift Velocity:
The drift velocity of SiC polytypes (2x107 cm/s) is twice that of Si (1x107 cm/s).
Therefore, it is expected that SiC- based power devices can be operated at higher
switching frequencies than their Si counterparts. SiC has a very small value of intrinsic
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carrier concentrations and negligible leakage current. Therefore, SiC devices show an
excellent reverse recovery characteristic.

(iv) High Thermal Stability:
Because of the large bandgap, SiC-based devices can operate in high temperature and
show a stable operation in wide range of temperature (27oC to 650oC). SiC has high
thermal conductivity (4.9 W/cm-oK) compared to Si (1.5 W/cm-oK) that results in lower
junction-to-case thermal resistance. Thus, the volume and the size of the heat sink can be
reduced with SiC-based power devices.

2.3 Power MOSFETs in SiC
Power switches are one of the major components that are used in all power electronic
systems. The operation of the inverter circuits, DC-DC converters, motor drive circuits,
etc. cannot be possible without the power switches. With the increased power ratings,
ease of control and reduced cost, power switches have made the power electronic systems
usable and affordable in a large number of applications. In the development of power
switches, thyristors and bipolar transistors were first introduced in 1950’s. Thyristors
were popular because of their higher voltage and power rating, whereas the bipolar
transistors were used for low and medium power application with faster switching
capability. Better performance of these devices was achieved in the successive years, and
the first power MOSFETs were introduced in late 1970’s.
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Since the introduction of the first power MOSFETs, Si power MOSFETs have been
developed extensively and have become the dominant device technology for many
reasons. First, MOSFET has very high gate impedance; it provides the simplest gate drive
requirements. Since the MOS is a voltage control device, it requires small gate currents to
charge and discharge the high input gate capacitance; channel conductivity can easily be
controlled using low power integrated gate drive circuit. Second, MOSFET is a majority
carrier device hence there is no minority charge involved in its operation. The charging
and discharging of the input capacitance dictate the MOSFET switching time. No storage
time is encountered, which results in faster switching operation. Third, compared to
bipolar transistors, the MOSFETs have superior ruggedness and safe operation area
(SOA), which allows elimination of snubber circuits for protection in hard-switching
application. Fourth, MOSFET’s majority carriers exhibit increased resistivity with
temperature, thus thermal runaway behavior is avoided. MOSFET devices are usually
formed as parallel combinations of thousands of individual MOSFET cells to take the
advantage of thermal behavior. Any device carrying excess current will heat up and
become more resistive, diverting current into parallel paths.

Due to the above-mentioned advantage of the MOSFET characteristics, it is desirable to
utilize power MOSFETs for high voltage and high power electronics applications.
However, the blocking voltage capability restricts the upper limit of the power level in
power MOSFETs. MOSFETs have reverse blocking capability, which depends on the
reverse blocking capability of the body diode in the drift region. The blocking voltage is
determined by the separation of the source and drain (i.e. thickness of the drift region).
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Higher blocking capability means high drift region resistance, which increases the ON
state voltage and power losses. Therefore, there is a trade-off between drift region
resistance and the device blocking voltage capability. Research is carried out to increase
the voltage rating with low power losses. Scientists are looking for new material for the
device, which can be favorable for high voltage rating with low power losses. Silicon
carbide is one of the emerging materials that show the possibility and hope for high
voltage power MOSFET device.

2.3.1 Material Advantage of 4H-SiC for Power Devices
The major difference in the device structure of the power MOSFETs from the
conventional lateral MOSFETs is the presence of low doped and thick layer of drift
region at the drain. The drift layer has been introduced in power MOSFETs to support a
large blocking voltage when the device is in OFF state. At ON state, current has to flow
through the channel and drift region. The drift region resistance is one of the major parts
of the MOSFET on-resistance. Therefore, drift region resistance plays a dominant role in
the ON state voltage drop. If we neglect the resistance associated with the ohmic contacts
and the JFET region, the specific on-resistance, Ron-sp, in any standard power MOSFET
can be expressed as,

Ron − sp = Rchannel + Rdrift

(2.1)

In case of ideal MOSFET, Ron-sp=Rdrift, therefore, the specific on-resistance, Ron-sp, and the
blocking voltage capability of a power MOSFET can be related to the doping level and
20

the thickness of the drift region analysis. By approximating the depletion layer spread
over the uniformly doped drift region as an abrupt junction formed with the p-body
regions, the doping level NB of the drift region required to support a given breakdown
voltage VB and depletion width WD can be calculated as follows [18]:

NB =

WB =

ε r E c2

(2.2)

2qVB
2VB
Ec

(2.3)

The specific on-resistance associated with the drift layer to support VB is
Ron − drift =

WD
qN B µ bulk

=

4VB2
ε r E c3 µ bulk

(2.4)

where εr is the relative permitivity of the semiconductor, µbulk is the drift region mobility,

Ec is the critical electric field of the semiconductor, and VB is the blocking voltage. The
denominator term (εµ Ec3) has been defined as Baliga’s Figure of Merit (BFOM). This
Figure of Merit can be used to compare the relative performance of the various
semiconductor materials for power device fabrication [19].

The mobility of electron in the inversion layer as well as in the bulk and the breakdown
electric field depend on doping concentration, NB. In Si, the well-known empirical
relationship describing the dependency of the electron mobility and the breakdown field
on the doping concentration can be expressed as [20]:
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5.10 x1018 + 92 N B0.91
µn =
3.75 x1015 + N B0.91

(2.5)

The relationship between the drift layer width and breakdown voltage can be expressed
as [21]:

N B = 2.01x1018 VB−1.33

(2.6)

WD = 2.58 x10 −6 VB1.167

(2.7)

Substituting Eq. 2.6 and Eq. 2.7 in Eq. 2.4 and using room temperature mobility at low
doping levels, Ron-drift for Si can be expressed as
Ron − drift = 5.98 x10 −9 VB2.5

(2.8)

For 4H-SiC, the dependency of µn on NB at room temperature can be described as:

µn =

1.28 x1016 + 40 N B0.76
1.41x1013 + N B0.76

(2.9)

Using the Eqs. (2.5-2.9), the drift region analysis for an ideal MOSFET can be performed
in terms of the drift region: thickness, doping concentration, mobility, and specific onresistance as a function of breakdown voltage. Table 2.3 provides calculated values of

NB, WD, µn, and Ron-sp of an ideal power MOSFET on Si and 4H-SiC as a function of
breakdown voltage.

As we have discussed in section 2.2, SiC has a high critical electric breakdown field (1.54x106). From the data in Table 2.3, it is clear that a much higher doping level can be
achieved and device layer can be made thinner in SiC MOSFET than that of Si power
MOSFET for the same breakdown voltage rating. SiC devices exhibit smaller on-
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Table 2.3: Values of Doping Concentration, Electron Mobility, Drift Layer Thickness and
Specific On-Resistance as a Function of Breakdown Voltage
Breakdown
Voltage, VB
(V)
200
500
1000
5000
10000
200
500
1000
5000

Doping
Concentration, NB
(cm-3)
3.74x1017
1.04x1017
3.93x1016
4.13x1015
1.57x1015
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1.72x10
5.06x1014
2.01x1014
1.84x1013

Thickness, WD
(µm)

Specific OnResistance, Ron-sp
(Ω⋅cm2)

4H-SiC
388
606
745
905
928

0.75
2.26
5.19
35
82

3.23e-6
2.24e-5
1.11e-4
6e-3
3.5e-2

Silicon
1351
1356
1357
1359

12.48
36
82
659

3.35e-3
3.3e-2
1.88e-1
10.48

Electron
Mobility, µn
(cm2/V⋅s)

resistance, which reduces the conduction losses and results in higher efficiency. Due to
the high breakdown field, high voltage rated power devices can be fabricated in SiC.

2.3.2 Trends in SiC Power MOSFETs
Research in SiC power devices and their practical applications has been hampered by the
inadequate technology to grow device quality single crystals and epilayers. However,
recent development in the growth of the thin films of SiC by chemical vapor deposition
(CVD) and significant advancement in the growth of single crystal boules have
encouraged the research in SiC power devices. Furthermore, the growth technology of
large-area SiC bulk single crystals has been developed [22-23]. The formation of better
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quality SiC epilayer on Si and SiC substrate has also been reported [24-25]. High
temperature ion implantation with appropriate p- type and n- type dopants [4], and
thermal oxidation process [26] has been published. The discovery of ohmic and Schottky
contact [27-28], reactive ion etching [29], and characterization techniques of SiC film
[30] have boosted the SiC device fabrication process towards a practical device
realization.

Although a number of research works and results of the prototype fabrication of
switching devices in SiC have been reported, they are not commercially available due to
the low quality SiC material with higher defect densities and lack of reproducible
technique for device fabrication processes. SiC power MOSFETs in both lateral and
vertical structures are investigated. A 760V vertical DIMOS transistor in 6H-SiC has
been reported [5]. The authors have claimed a current density of 100A/cm2 at a forward
voltage drop of about 6.5V with a specific on-resistance of 66 mΩ⋅cm2. A power
UMOSFET in 4H-SiC with 1.1kV voltage rating and specific on-resistance of 74
mΩ⋅cm2 has been reported in [6]. A higher voltage rating (3kV) of UMOSFET in 4H-SiC
with a specific on resistance of 121 mΩ⋅cm2 has been presented [31]. Lateral DMOSFET
structure in 4H-SiC has also been investigated [7] claimed a voltage rating of 2.6kV with
a specific on-resistance of 200 mΩ⋅cm2 .
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2.4 SiC Device Processing Issues
Device performances are largely affected by the quality of fabrication. In MOSFET
devices, a number of process related issues such as higher interface state density, lower
inversion layer mobility, better oxide grown technique and higher contact resistance are
considered the major areas in SiC MOSFET device development research.

2.4.1 Micro-pipes and Dislocations
SiC technology is now under development stage, and problems associated with the
process related defects such as micro-pipes, inclusions, dislocations, grain boundaries and
dislocation walls, etc. have not been resolved yet. Among these defects, micro-pipes and
dislocations are the most common in all device processing. A typical 4H-SiC wafer
sample with different defects is shown in Figure 2.5. The substrate contains hollow-core
(hexagonal in shape) defects, which are called micro-pipes. Micro-pipes act like a short

Etch pots
Mocro-pipes

Dislocations
Super
dislocations

Comets
Figure 2.5: Defects distribution on 4H-SiC epitaxial layer.
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(a)
(b)
Figure 2.6: SiC material defects: (a)intersections of threading dislocations (b) void
within the SiC wafer located close to the crystal periphery
circuit for the current in semiconductor devices. Screw and edge dislocation allow slip at
a much lower stress than in a perfect crystal and causes mechanical failure of the device.
More detailed pictures of the dislocations and voids around the crystal growth are shown
in Figure 2.6.

Mass-produced silicon carbide wafers with high defect densities severely limit the
performance of silicon carbide power devices. Micro-pipe defects originating in 4H- and
6H-SiC substrates were found responsible for pre-avalanche reverse-bias point failures in
most epitaxially-grown pn junction devices of 1 mm2 or larger in area. Micro-pipes not
only reduce the breakdown voltage rating of the power devices but also limit the number
of good die for better device production and reduce the yield.

2.4.2 High Interface State Densities
Interface state density at the surface and interface of the semiconductor and the oxide is
one of the major scattering mechanisms in field effect transistors. High interface state
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densities strongly influence the channel or inversion layer mobility. Inversion layer
mobility for 4H-SiC is 45 cm2/V⋅sec, which is about one-tenth of the bulk mobility. SiCSiO2 interface shows much higher interface state than Si-SiO2 , which adversely affects
the carrier mobility in field effect transistor. In MOSFET devices, higher interface state
densities mean excess locations of traps at the interface. More carriers are trapped in the
interface states that give rise to lower mobility.

2.4.3 Low Inversion Layer Mobilities
There are some other major scattering mechanisms that cause low inversion mobilities.
Those are (1) Coulomb scattering, (2) surface roughness scattering, (3) phonon scattering,
and (4) oxide trapped charge (Figure 2.7). Temperature has a strong effect on the
mobility and usually mobility decreases with the increase of temperature. Different
scattering mechanisms are discussed bellow.

Coulomb Scattering:
Coulomb scattering is caused by surface states and ionized impurities. Disorder and
defects at the oxide-semiconductor interface causes the high density of surface states for
MOS devices. The charge of these states are either neutral or charged depending upon the
type of dopant (donor or acceptor) and energy level relative to the Fermi level. The
ionized impurities (i.e. Na+ ions), which are additional to the surface states, are present in
the oxide and depletion regions. Electrons in the inversion or accumulation layer are
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Figure 2.7: Different source of scattering mechanism in MOS devices
scattered by the surface and impurities charges according to the Coulomb law of
attraction for charge particles, which give rise to Coulomb scattering. Larger impurity
concentrations result in lower mobility. The interaction time is directly linked to the
relative velocity of the carrier and the impurity, which is related to the thermal velocity of
the carriers. This thermal velocity increases with the ambient temperature so that the
interaction time increases. Thereby, the amount of scattering decreases, resulting in a
mobility increase with temperature. To first order, the mobility due to impurity scattering
is proportional to T3/2/NI, where NI is the density of charged impurities.
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Surface Roughness Scattering:
The short-range scattering associated with the interfacial disorder is termed as surface
roughness scattering. It limits the mobility of electrons at the surface. Although it is
assumed that the oxide-semiconductor interface is abrupt, on the microscopic level it is
never true. Rather, distortion introduces at the interface due to the lattice mismatch and
nonstoichiometry between the two dissimilar materials. The local atomic structure at the
interface is more or less random in fashion. The surface potential varies, and the subband
energy fluctuates and hence limits the lifetimes for the electrons.

Phonon Scattering:
This is the scattering of the transport electron due to the vibration of crystal lattice, which
is also known as lattice scattering. Scattering by lattice vibration includes the absorption
or emission of the transport electron and photons. There are two types of phonons:

Acoustic phonon and Optical phonon. The energy of a phonon is usually less than 0.1 eV
(electron-volt) and thus is one or two orders of magnitude less than that of a photon.

Since the lattice vibration increases with temperature, hence the density of phonons in a
semiconductor also increases with temperature. The scattering time due to this
mechanism decreases with temperature and lowers the carrier mobility. Theoretical
calculations reveal that the mobility in non-polar semiconductors, such as silicon and
germanium, is dominated by acoustic phonon interaction, and is expected to be
proportional to T -3/2, while the mobility due to optical phonon scattering is only expected
to be proportional to T -1/2.
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Trapped Charges:
The oxide trapped charges Qot and the interface trapped charges Qit have influence on the
transport electron and effect on the mobility. The interface trapped charges may be
positive or negative charges and are due to structural, oxidation-induced defects, metal
impurities, or defects caused by radiation or similar bond-breaking processes. Annealing
at 450oC in hydrogen can neutralize most of the interface charge. The oxide trapped
charge may be positive or negative due to holes or electrons trapped in the bulk of the
SiO2. This trapped charge may result from ionizing radiation or avalanche injection.

2.4.4 High Channel Resistivity
Carrier mobility has a direct effect on the channel resistivity. The channel resistance
increases with the decrease of the mobility. As shown in chapter IV, the specific onresistance Ron-sp measured with VGS =20V and VDS =1V at room temperature is around
200mΩ.cm2 for a test device of 2A current rating. The specific on-resistance is very
much dependent on the gate bias. High gate voltage is required to turn the devices fully
on, indicating that the on-resistance is dominated by the MOS channel resistance at room
temperature. This is mainly due to the low inversion layer mobility. The results suggest
that further improvement in the mobility is necessary to reduce the on-resistance.
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Chapter III

MOSFET Modeling

The current research in SiC MOSFETs will be focused on the development of an
analytical model for vertical DIMOS structure, verification of the model using a
commercial numerical simulator (MEDICI), and the development of a model for a lateral
MOSFET in SiC that includes the effects of temperature variation. The analytical model
for the DIMOS structure is discussed in section 3.1, the temperature model is described in
section 3.2, and related computer softwares used for the simulation are discussed in
section 3.3. The simulation results for vertical DIMOS and temperature models are
presented in section 3.4 and 3.5, respectively.

3.1 Modeling of Vertical DIMOS Device
3.1.1 Model
An analytical model for double implanted metal-oxide semiconductor (DIMOS) field
effect transistors is developed using SiC material system. The model is developed based
on the methodology for a vertical double diffusion MOS model reported in [32-35]. The
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Figure. 3.1: DIMOS structure for modeling. Labels describe the different
regions and dimensions of the vertical structure.
proposed DIMOS model incorporates the effect of SiC device behaviors. Figure 3.1
shows the details of device structure identifying the different regions of operation. The
model was developed from regional analyses of carrier transport in the channel and the
drift regions. The active channel exists below the oxide layer and within the p-bodies.
The current voltage characteristics in the triode region is given by,
I ch =

Wµ n
Vch [2Cox (VGS −VT ) − (Cox + Cdo )Vch ]
2L[1+ (µ n / 2vsat L)Vch ]

(3.1)

where W is the channel width, L is the channel length, Vch is the channel voltage, VT is
the threshold voltage, VGS is the gate voltage, Cox is the oxide capacitance, Cdo is the body
depletion capacitance, µn is the electron mobility, vsat is the electron saturation velocity.
The drift region is divided into three parts: an accumulation region-A, a drift region-B
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with a varying cross section area, and a drift region-C with constant cross section. The
corresponding voltages are taken as VA, VB, and VC for region A, B, and C respectively.
Voltage for these regions are given by,
W j +W d

VA =

∫

E y dy =

0

VB =

VC =

I D (W j + W d )
W ( L s qN d µ n ) − I D / E C

WqNd µ n (Ls + 2LP ) − I D / EC 
log 

WqNd µ n cotα
WqNd Ls µ n − I D / EC


ID

I D (Wt − W j − Wd − LP tan α )

(3.2)

(3.3)

(3.4)

WqN d µ n ( LS + 2 LP ) − I D E c

where Wj is the depth of n+ contact region, Wd is the depth of depletion region, Wt is the
total thickness of epilayer, Ls is the length of accumulation region, Lp is the length of pbody. Total drift region voltage, Vdrift = VA + VB + VC , and voltage across the drain to
source, VDS = Vdrift+ Vch. Detailed derivations are shown in Appendix A. The voltages
and the currents of the above mentioned two sets of equations for the drift region and the
channel region are implicitly related. The drain current, ID equals to total channel current

Ich, which sets a relationship between the two sets of equations. An iterative solver was
developed to evaluate the voltages and the currents. Material parameters used to evaluate
the model for 4H-SiC are shown in Table 2.1.

3.1.2 Device Structure
A vertical double implanted MOSFET (DIMOS) in 4H-SiC is considered for verification
of the analytical model developed for SiC material system. The cross sectional view of a
DIMOS is shown in Figure 3.2.
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Figure 3.2: Schematic cross section of vertical DIMOS structure used in
MEDICI device simulator.
The proposed device structure and the device dimensions are taken such a way that a
practical device can be built on the basis of currently available SiC technology. Since the
diffusion process in SiC is negligible, ion implantation is the only way to form the pbodies and the n+ region for the vertical structure, and the double diffusion is not suitable
for SiC device fabrications. Double implantation technology consists of the deep range
acceptor followed by the shallow range donor implantation is used to make the necessary
MOSFET structure. The thickness and the doping level of the drift region largely
determine the breakdown voltage. The larger the thickness of the drift region, the bigger
is the blocking voltage. However, the current SiC technology, has a limitation of the
achievable epilayer thickness. A summary of the device structure and doping levels is
shown in Table 3.1. In this design, a 2.5kV MOSFET is considered, and the
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Table 3.1: Device Dimensions for the Proposed 4H-SiC DIMOS

Device dimensions

Doping
Region

Doping level

Impurity

n-drift

4x1015cm-3

Nitrogen

Channel length

400
µm
1 µm

p-bodies

4x1017cm-3

Aluminum

Oxide thickness

500 Å

n+ region

(1.5x1020cm-3)

Nitrogen

p-bodies separation

20 µm

Epilayer thickness

25 µm

Channel width

corresponding epilayer thickness is taken as 25µm. Based upon the recent SiC fabrication
technology, this epilayer thickness is certainly achievable. Recently, Agarwal et al. [41]
achieved the SiC epilayers thickness of about 115µm, which allows the blocking voltage
around 10 kV. The n- drift region is usually doped lightly (4x1015cm-3 for this device) to
obtain the desired blocking voltage of the MOSFET operation. The n+ regions are doped
with (1.5x1020cm-3) Nitrogen, and the p-bodies are formed with (4x1017cm-3) Aluminum
implantations. The channel length and the width are taken as 1µm and 400µm,
respectively. The oxide thickness is 500Å, and the p-bodies are separated by 20µm.

3.2 MOSFET Temperature Model
The MOSFET device characteristics and circuit behavior that changes with the increase
in temperature can be predicted and simulated with a suitable model. This section
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presents an analytical temperature model for a lateral MOSFET in 6H-SiC and an
analytical temperature model for a vertical DIMOS in 4H-SiC. The models for lateral
MOSFET include the effects of temperature on the threshold voltage, carrier mobility, the
body leakage current, and the drain and source contact region resistances. The effects of
temperature are also modeled for the threshold voltage, carrier mobility, the body leakage
current, drift region and channel resistance for vertical MOSFET. The test data is
obtained from [40] for lateral MOSFET and from test device measurement for vertical
MOSFET as presented in Chapter IV of this dissertation.

Analytical modeling is an easy and standard method for study, analysis, and
characterization of the device operation compared to the numerical simulation. There are
a number of analytical models for lateral MOSFETs available to study device
performances. However, very few works on analytical modeling for vertical MOSFET
structure have been reported [32-35]. All of them are modeling on double diffusion
vertical MOS structure in silicon technology. An analytical model for transport
characteristics of vertical MOSFET for double diffusion structure has been reported in
[32]. A model from circuit simulation perspective has been shown in [33]. The effects of
p-body sheet resistance and contact resistance in the vertical MOSFETs have been
reported in [34]. The quasi-saturation effects in vertical MOS structure have been
discussed in [35]. Unfortunately, no analytical model for transport characteristics in
vertical double implanted MOS structure has been reported yet.
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3.2.1 Model for Lateral MOSFET
A large-signal model for a lateral MOSFET with temperature compensation is proposed
(Figure 3.3). The temperature dependent compensating current elements are considered to
be in parallel with the MOSFET channel between the drain and the source. These
currents contribute to the total current at high temperature.

The three compensating current elements are: (i) the body leakage current, IR (ii) current
change due to the threshold voltage change, ITH and (iii) current change due to the change
of drain and source contact region resistance, IRDS. Room temperature (300oK) is taken as
the reference temperature. Channel current, ID is kept constant for all temperatures. The
compensating currents incorporate the change in the MOSFET's current. MOSFET
channel current, ID is calculated at room temperature using equations (3.5) and (3.6)

D
Itotal
ID
IR

G

ITH

IRDS

S
Figure 3.3: MOSFET model with temperature compensation
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which are obtained from a MOSFET charge sheet model.
ID =

W
µ n C ox [(VGS − VTH ) − V DS / 2]V DS
L

I Dsat =

(3.5)

W
µ n C ox (VGS − VTH )2
2L

(3.6)

where, symbols have their usual meaning. Equation (3.5) is used in the linear region of
operation and equation (3.6) is used in the saturation region of operation of the MOSFET.
The total drain current can be expressed by equation (3.7) as

I total = I D + I R + I TH + I RDS

(3.7)

 Eg 

 kT 

2

where I R = qA Dn ni αAT 3 exp−
Ln N A

(3.8)

I TH =

W
′ − VTH ]VDS
µ n C ox [VTH
L

I TH sat =

W
′ )2 − (VGS − VTH )2
µ n C ox (VGS − VTH
2L

(3.9)

[

]

 1
1 
VDS
I RDS = β  ' −
 RDS RDS 

(3.10)
(3.11)

The change in current due to the change in threshold voltage is evaluated by equation
(3.9) for linear region operation and by equation (3.10) for saturation region operation. At
room temperature, IR is negligible; ITH and IRDS become zero. However, with the increase
in temperature, compensating terms contribute to the total current. The major factors of
the compensating currents are discussed in the following sections.
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3.2.1.1 Leakage Currents
Body leakage current is proportional to intrinsic carrier concentration ni. At room
temperature ni of SiC is very low. Hence, the contribution of the leakage current is
negligible. However, with the increase in temperature, ni increases exponentially.
Therefore, leakage current contributes to the total currents at high temperature. Let us
consider the large-signal model of the lateral MOSFET as shown in Figure 3.4 with the
effect of leakage currents. The drain to body leakage current is invariably found to be due
to the diffusion across the reverse biased pn junction under consideration. For an n-
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n
+

D
n
+

Channel

p- substrate

(a)
D

D

Reverse
Bias Diode

G

IR

G

S

S

(b)

(c)

Figure 3.4: Large signal model of n-channel MOSFET including the effect of leakage
currents (a) Physical structure, (b) Equivalent transistor, (c) Electrical model
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channel MOSFET device, the temperature dependence of the leakage current can be
expressed by equation (3.8), which is basically the reverse saturation current of a diode
[36]. Here, q is the electron charge, A is the area of the pn junction and α is the
proportionality factor.

The existence of the leakage current can be shown in the large-signal MOSFET model by
placing a diode between the drain and the body terminal. The electrical large-signal
model is thus equivalent to adding a temperature dependent current source between the
drain and the source terminals.

3.2.1.2 Threshold Voltage
Threshold voltage is the most significant parameter in the study of temperature
dependence of MOSFET characteristics. Let us consider the simple band diagram of
metal oxide semiconductor as shown in Figure 3.5. The threshold voltage of a MOSFET
can be calculated using equation (3.12),

VTH = V fbo −

(

∆Qit
± 2Φ f ± 2Vo 2 Φ f
C ox

)

(3.12)

where Φf is the surface potential, which is given by equation (3.13),

Φ

f

=

kT  n 
ln  
q
 ni 

(3.13)

The variation of the intrinsic carrier concentration ni with temperature is given by
equation (3.14),
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Figure 3.5: Band diagram of a metal oxide semiconductor device

 Eg 
1

ni = ( N c N v ) 2 exp −
2
kT



(3.14)

The density of states in the conduction band, NC , the valence band, NV and the band gap
energy, Eg can be obtained by equations (3.15), (3.16), and (3.17), respectively.
N c ≅ 1.73x1016 T

3

N v ≅ 4.8 x1015 T

3

2

(3.15)

2

(3.16)

E g ≅ E g (0) − 6.5 x10 − 4 x

T2
T + 200

(3.17)

The flat band voltage also changes with temperature and can be calculated by equation
(3.18), where Φ ms = Φ m − Φ s is the difference between metal and semiconductor band
bending.
41

V fbo = Φ ms −

Qf
C ox

−

Qit (Φ s = 0 )
C ox

Eg
 Q f + Qit (Φ s = 0)

= Φ m −  χ SiC +
+ (E f − Ei ) −
2
Cox



(3.18)

The interface state density, ∆Qit and Vo (equation (3.20)) are the only temperature
independent parameters, which can be calculated by equations (3.19) and (3.20),
respectively.

∆Qit = Qit (2Φ f ) − Qit (0 )

Vo =

(3.19)

q ε SiC N
C ox

(3.20)

2

3.2.1.3 Mobility
Electron and hole mobilities in doped semiconductor decrease due to the increase of
phonon effects with the temperature. A model for electron mobility of SiC material is
shown in [42]. The model includes only the bulk mobility. However, the inversion layer
mobility of SiC is much smaller than the bulk mobility. High interface state density plays
an important role in inversion layer mobility. Experimentally measured mobility values in
the inversion layer have been reported in [39-40]. The reported mobility values show an
interesting trend in mobility. Initially, the mobility increases (which is opposite to the
expected nature of mobility) for a working temperature range of 300o –500oK. This may
be due to the early movement of Fermi level towards the band gap with increased
temperature. However, the mobility decreases at very high temperature where lattice
scattering dominates and begins to release the interface trap charges. Therefore, the
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inversion layer mobility is almost constant over the temperature range (300o-600oK)
considered in the model. A constant value of mobility (21 cm2/V-s) has been used in the
simulations.

3.2.1.4 Contact Region Resistances
The drain and the source metal contact resistances and n+ region sheet resistance of the
MOSFET also change with temperature. It is shown in [40] that the value of sheet
resistance at 600oK becomes almost half of the value at 300oK. Therefore, less voltage
drop occurs at the drain and source contacts, and the channel has more drain to source
voltage, which ultimately causes the drain current to increase. Figure 3.6 shows the
measured sheet resistance of the n+ contact regions of the 6H-SiC lateral MOSFET. The

Figure 3.6: Variation of sheet resistance with temperature
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resistance values decrease almost linearly. Therefore, a linear approximation has been
made in the calculation of the resistances. The change of resistance can be calculated by
'
R DS
= 920 −

4
(T − 300)
3

(3.21)

The resistance of the metallic contact is negligible due to larger contact area. Therefore,
only the change of the sheet resistance has been considered into the resistance
calculation. The change in the drain and source resistances has been modeled as a change
in conductance, and the effective increase in current, IRDS is expressed by equation (3.11)
where β is a fitting parameter to match the total current, RDS is the total drain and source
contact region resistance at room temperature, and RDS′ is the total drain and source
contact region resistance at elevated temperature.

3.2.2 Model for Vertical MOSFET
A large-signal model for a vertical MOSFET with temperature compensation is also
proposed (Figure 3.7). The model is derived from the temperature model for a lateral
MOSFET as shown in the previous section with some modification. The model uses the
lateral MOSFET with the drift region resistance in series with current flow path. The
body leakage current is placed between the external drain and source terminals. The
temperature dependent compensating current elements are still considered to be in
parallel with the MOSFET channel. These currents contribute to the total current at high
temperatures. Channel resistance plays an important role a in vertical MOSFET, which
changes with the gate bias. The drain and source contact resistances are not considered
because of the highly dominant drift region resistance and channel resistance.
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Figure 3.7: MOSFET model with temperature compensation

The three compensating current elements are: (i) the body leakage current, IR (ii) current
change due to the threshold voltage change, ITH and (iii) current change due to channel
resistance variation with the gate bias, ICH. Room temperature (300oK) is taken as the
reference temperature. MOSFET channel current, ID is calculated at room temperature
using equation as described in equations (3.5) and (3.6) which are obtained from
MOSFET charge sheet model ID is kept constant for all temperature. The only change in
the equation is to replace VDS by channel voltage Vch. The modified equation (3.22) is
shown below.
ID =

W
µ n C ox [(VGS − VTH ) − V DS / 2]Vch
L

(3.22)

where symbols have their usual meaning. The total current is given by
I total = I D + I R

(3.23)
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The drain voltage can be expressed by
V DS = Vch + Vdrift

(3.24)

The drift current can be expressed by
I drift = I D + I TH + I CH

(3.25)

where IR can be evaluated using equation (8)
I TH =

W
′ − VTH ]Vch
µ n C ox [VTH
L

(3.26)

I RCH = γVGS

(3.27)

The change in current can be evaluated assuming an initial channel voltage as Vch. Using
the channel voltage, drift region current Idrift is calculated. The drift region voltage Vdrift is
then calculated from the product of IdriftRdrift, and VDS can be obtained from equation
(3.24). The detailed discussions about the compensating currents are shown in previous
section. The body leakage current can be explained using the same equation. The pn
junction is now formed between the p-body and n-drift region for vertical DIMOS
structure (Figure 3.8). With the increase of temperature, intrinsic doping concentration, ni
increases and thereby increase the leakage current. Threshold voltage change will be the
same as calculated for lateral MOSFET. The detailed discussion about the threshold
voltage calculation is shown in previous section.

A new compensating current, IRCH is added to the model parallel to the MOSFET channel
current. This current is the result of the variation of channel resistance with the gate bias.
SiC DIMOS devices show higher value of channel resistance, which is comparable to the
drift region resistance and therefore, cannot be neglected. The higher value of the channel
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Figure 3.8: Parasitic body diode in vertical DIMOS transistor

resistance is due to the high interface state densities, surface roughness, poor quality
semiconductor-oxide formation, low percentage of dopant ionization, etc. A large gate
voltage is required to fully turn on the channel with the minimum channel resistance. In
the model, the effect of the channel resistance is represented by a dependent current
source, IRCH. A linear proportional relationship is considered for this current change as
shown in eqution (27). The current compensates larger value of current for larger gate
voltage.
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3.3 Computer Simulation Tools
Computer tools and software are essential parts of any kind of design and simulation. A
number of software is used in this work. An iterative solver was developed in C++
coding to evaluate the voltages and the currents of the analytical model. Model equations
are solved for different values of voltages and currents. A two-dimensional device
simulator (MEDICI) is used to simulate the proposed device with appropriate dimension
and doping levels. Analytical models for temperature are also solved in C++ to obtain the
current and voltage waveforms. In addition, visio technical drawing is used for drawing
figures; Microsoft Excel and origin are used for plotting data. Matlab is used for various
calculations and the generation of the plots.

3.4 Simulation Results for Vertical DIMOS Model
The results of the different developed models are simulated and the different waveforms
are generated using different related software tools. The models are verified by
comparing the simulation results with the measured data especially for the case of
temperature models. The analytical model is verified by comparing the simulation results
from numerical simulator (MEDICI).

The output characteristics of the conduction mode as well as the blocking mode of the
vertical DIMOS structure from both the analytical model and the numerical simulator are
observed carefully. The specific on-resistances and the breakdown voltages are also
compared. A summary of the simulation results is shown in Table 3.2. The simulation
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Table 3.2: Summary of the Analytical Model and Device Simulator results.

Drain currents
Specific on-resistance
Breakdown voltage

Analytical model

MEDICI simulations

220 mA at VGS=10V

232 mA at VGS=10V

54 mΩ.cm2

60 mΩ.cm2

2.6kV

2.3kV

results from the analytical model and numerical simulator are shown in Figure 3.9 and
Figure 3.10, respectively. The output currents of the vertical MOSFET obtained from the
analytical model remain in the saturation region for the device parameter values used in
the computations.

Numerical simulations demonstrated a clear quasi-saturation effect in vertical MOSFET.
The gate voltage has control over the drain currents as long as the drain current enters the
saturation region before the velocity saturation occurs. However, the gate loses its control
over the drain currents when the velocity saturation of the carrier occurs earlier than the
drain current. It is also observed that the quasi-saturation effect occurs at higher gate
voltage for larger p-body separations and for higher drift layer doping densities. From the
analytical model a drain current of 220mA is obtained for a gate voltage of 10V, whereas,
device simulator yielded a drain current of 232mA for same gate voltage.

A p-n junction is formed between the p-bodies and the n-drift region. When a positive
drain to source voltage, VDS is applied, the p-n junction is reverse biased. Since the n-drift
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Figure 3.9: Current-voltage characteristics using the analytical model with 4HSiC parameters.

Figure 3.10: Current-voltage characteristics obtained from device simulator
(MEDICI).

50

region is lightly doped compared to the p-bodies, most of the depletion region extends
into the n- drift region. The maximum obtainable blocking mode voltage is simulated
with the condition that the value of the depletion region width, Wd must be less than the
drift region thickness.

The gate is grounded for the blocking mode operations. The analytical model shows the
breakdown voltage of 2.6kV whereas MEDICI simulation shows 2.3kV. The doping
density and the drift region thickness are calculated for a breakdown voltage of 2.5kV.
The required doping density is 4.2x1015 cm-3 and the corresponding drift region thickness
is 25µm.

The variation of the breakdown voltage with the gate width as a function of the drift
region doping density is shown in Figure 3.11. It is observed that the breakdown voltage
is almost constant at higher gate width.

Figure 3.12 shows

the comparison

of

the

theoretical and the simulated values of the breakdown voltages with the drift layer
thickness as a parameter. The simulated values closely follow the theoretical one.
The impact of increasing gate width upon the specific on resistance is shown in Figure
3.13. The channel and the accumulation layer resistances increase with the gate width. On
the other hand, the resistance of the drift regions decreases because of the increase in the
cross sectional area for current flow. The optimum gate width obtained from this design
is 20µm.
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Figure 3.11: Breakdown voltage variation with gate width as a function of drift
region doping density

Figure 3.12: Comparison of theoretical and simulated values of breakdown voltages
with drift layer thickness as a parameter
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Figure 3.13: Variation of specific on-resistance with gate width

The on-resistances for both cases are calculated from the slope of the tangent drawn at
the origin of the output characteristics. The on-resistances are multiplied by the cross
sectional area of 8x10-4cm2 of the drift region between the p-bodies to obtain the specific
on-resistances. The calculated value of the specific on-resistances for the analytical
model is 54 mΩ⋅cm2, and for the numerical simulator is 60 mΩ⋅cm2. However, the
theoretical value of the specific on-resistance is 45 mΩ⋅cm2.

The breakdown voltage and the specific on-resistance values are almost in the same
magnitude compared to the recently published values [5-7]. The small discrepancies may
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occur due to the use of simplified model parameters. Thus, it can be concluded that
simulation from the analytical model matched reasonably with the results from the twodimensional device simulator (MEDICI).

3.5 Simulation Results for Temperature Model
3.5.1 Lateral MOSFET
The aim of the MOSFET temperature modeling is to develop an analytical model to
explain and interpret the change of output characteristics with temperature for the
measured data shown in [14]. The model is evaluated in 6H-SiC material system, and the
device dimensions are shown in Table 3.3, which are used for simulation. The output
characteristics are simulated at 300oK, 400oK, 500oK and 600oK. Figure 3.14 and Figure
3.15 show the output characteristics for simulated and measured data at 300oK and
600oK, respectively. The simulation results match perfectly with the measured data at
300oK as compared to the results at 600oK where there are minor discrepancies. At
300oK, the drain current is 15µA, whereas it rises to 235µA at 600oK for a gate voltage
VGS=6V. At room temperature, the current starts conducting through the channel at high

Table 3.3: Device Dimensions and Parameters for Temperature Model

Channel width

Channel length

Oxide thickness

Mobility

6H-SiC

40 µm

5 µm

420 Å

21 cm2/V.s

4H-SiC

40 µm

5 µm

420 Å

40 cm2/V.s
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Figure 3.14: Output characteristics for simulated and measured data at 300oK
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Figure 3.15: Output characteristics for simulated and measured data at 600oK
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gate voltage, VGS=3.2V, whereas it starts at VGS=1.2V at 600oK. The transfer
characteristics are also simulated at a drain-source voltage VDS=5V and are shown in
Figure 3.16 and Figure 3.17 at 300oK and 600oK, respectively.

The contributions of the compensating currents to the total current change were evaluated
at different temperatures. Table 3.4 shows the relative percentage of the current of the
compensating terms. It has been observed that most of the current change (about 85% on
an average) is obtained by threshold voltage change i.e. threshold voltage mostly
characterizes the device behavior. At lower temperature, contribution of the leakage
current is negligible. However, at high temperature it plays a major role. Drain and
source resistances change monotonously with temperature.

The changes in threshold voltage with temperature are also simulated and compared with
measured data as shown in Figure 3.18. The SiC lateral MOSFET has a very high
threshold voltage, i.e 3.2V at room temperature and 1.2V at 600oK [14]. The large
variation of the threshold voltage causes a huge change in the drain currents of the

Table 3.4: Contribution of the Compensating Currents to the Total Current Change

Temperature Total
Current
(oK)
change
(µA)
400
45
500
116
600
220

% of Current
change due to
threshold
voltage
90%
85%
78%
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% of Current
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body leakage
2%
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15%

% of Current
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8%
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Figure 3.16: Transfer characteristics simulated at drain-source voltage

VDS=5V, temperature 300oK
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Figure 3.17: Transfer characteristics simulated at drain-source voltage

VDS=5V, temperature 600oK
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Figure 3.18: Threshold voltages obtained from simulation and measurement for

different temperature
MOSFET. There are very good agreements between the results of simulated and
measured threshold voltages.

The high interface state density results in a high threshold voltage. The reasons for such
high interface state density is expected due to the damage caused by ion implantation and
high concentration of Boron atoms at the SiO2/SiC interface. Due to low electrical
activation rate, higher implantation doses are required to obtain the desired acceptor
concentrations for p-well, which consequently degrades the SiO2/SiC interface. Low
activation rate for Boron implants is also the reason for relatively low value of effective
channel mobility. A large surface density and high concentration of Boron atoms at the
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SiO2/SiC interface introduce more scattering of the electron in the inversion layer,
lowering the effective channel mobility.
The model is also used to simulate the device characteristics in 4H-SiC material system
using the parameters as shown in Table 3.3. Since the model showed a good agreement
with measured data for 6H-SiC, simulation results for 4H-SiC is also reasonable and
acceptable for prediction of device behavior in 4H-SiC. Figures 3.19 and Figure 3.20
show the comparison of output characteristics of 4H- and 6H-SiC MOSFET at 300oK and
transfer characteristics at different temperature, respectively. The threshold voltage
change is also shown in Figure 3.21. Simulation results show that the drain currents of
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Figure 3.19: Output characteristics of 4H- & 6H-SiC lateral MOSFET
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Figure 3.20: Transfer characteristics of 4H- & 6H-SiC lateral MOSFET
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Figure 3.21: Threshold voltage variation of 4H- & 6H-SiC lateral MOSFET with
temperature
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4H-SiC MOSFET are greater than that of 6H-SiC counterpart by a factor of
approximately two. This could be attributed to higher mobility values of 4H-SiC
inversion layer (≅40 cm2/V⋅sec) compared to that of

6H-SiC (≅20 cm2/V⋅sec).

In summary, 4H-SiC material system provides enhanced device performance compared
to 6H-SiC counterpart.

3.5.2 Vertical MOSFET
The temperature model of the vertical DIMOS is developed to explain and interpret the
change of output characteristics with temperature for the measured data. The model is
evaluated in 4H-SiC material system. Due to proprietary agreement, the device
dimensions cannot be presented in this thesis. The output characteristics are simulated at
a temperature range of 25oC to 200oC with an interval of 25oC. Figure 3.22 and Figure
3.23 show the simulated and measured output characteristics of 4H-SiC DIMOS at room
temperature and at 200oC. The values of the drain currents obtained from the simulation
matched very well with the measured data at room temperature.

A noticeable change of the drain current at higher temperature is observed. At 25oC, the
drain current in the saturation region is about 7mA at the gate voltage of 5V, which rises
to a value of 40mA at the same gate voltage but at the temperature of 100oC. The current
even reaches to a value of 90mA with the gate voltage of 4.5V and at the temperature of
200oC. The major reason for the current change is the reduction in the threshold voltage
and thereby a boost in the drain current with same gate voltage.
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Figure 3.22: The simulated and measured output characteristics of 4H-SiC
DIMOS at room temperature
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Figure 3.23: The simulated and measured output characteristics of 4H-SiC
DIMOS at 200oC
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The changes in threshold voltage with temperature are also simulated and compared with
measured data as shown in Figure 3.24. The SiC lateral MOSFET has a very high
threshold voltage, i.e 4V at room temperature and 2.2V at 200oC. The large variation of
the threshold voltage causes a huge change in the drain currents of the MOSFET. There
are very good agreements between the results of simulated and measured threshold
voltages. The reason for the large variation of threshold voltage is the presence of mobile
charge at the oxide layer, high interface state density. The voltage variation will be less
with the advancement of the SiC device fabrication process.
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Figure 3.24: Threshold voltage variation with temperature for 4H-SiC DIMOS
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Chapter IV

Testing, Characterization, and Parameter Extraction
Measurement, testing, characterization and parameter extraction are the most critical
steps to develop a reliable device model. Many different extraction methods have been
developed [23, 24]. The appropriate methodology depends on the model and on the way
the model is used. Proper test setup provides reliable data for parameter extraction. In the
following sections, testing, characterization and parameter extraction of a SiC DIMOS
transistor are discussed.

4.1 Characterization of SiC DIMOS
Power MOSFETs are different from the low voltage lateral MOSFETs in the context of
voltage and current ratings, device structure, and device application. Due to the higher
voltage and current ratings, test setup and testing equipments are different. In addition to
the DC (static) characterization, dynamic (switching) characteristics and characterization
of breakdown voltage are also important to understand the device behavior for power
electronics applications. Some of the test procedures such as breakdown voltage test are
destructive.
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Research efforts in the design, modeling, fabrication, testing, and characterization of the
SiC DIMOSFETs are underway at in different research facilities. As a part of the current
research, a DIMOSFET fabricated in 4H-SiC has been tested and characterized at room
temperature and at elevated temperature. The test device was obtained with the
collaboration of Cree Research Inc., Raleigh, North Carolina. A sample photograph of the
test device is shown in Figure 4.1. The specification of the device is given in Table 4.1.
Due to the limitation in the testing facilities, only DC or static characterization and
switching of an inverter circuit have been carried out. Breakdown voltage test was not
carried out due to the limited supply of test devices.

Figure 4.1: 4H-SiC DIMOSFET sample test device on test board
Table 4.1: 4H-SiC DIMOSFET Test Device Specifications
Maximum current rating
2A
Blocking voltage
1.2KV
Threshold voltage
3.2V
On-resistance
1ohm at VGS= 20V
Active device area
0.0278cm2
Channel length
1.5µm
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4.1.1 Test Setup for DC Measurements
A custom DC measurement system was used to facilitate the DC characterization of SiCDIMOSFET test device (Figure 4.2). DC characterization includes the measurement of
device output characteristics (ID vs VDS), transfer characteristics (ID vs VGS), small signal
parameters such as transconductance (gm), output conductance (gd), output resistance (ro),
mobility (µ), etc. A Hewlett Packard HP4145B Parameter Analyzer was used for two
primary measurement tasks: measurement of the output and the transfer characteristics of
the test device.

The overall measurement system is controlled using a personal computer (PC) with a
custom-design LabVIEW program and a GPIB interface to communicate with the
HP4145B. This program automates a number of functions by allowing the user to setup
the experiment, initiate the program, and leave the unit to collect, display and save the
measured data. The user selects the different bias conditions and graphical setup for the
proper execution of the DC characterization. The output data is stored in a spreadsheet
format allowing direct import into Excel or other suitable graphing software. A screen
capture of the custom control program is shown in Figure 4.3. The same system setup is
used for high temperature characterization, except that the test device is placed inside a
temperature chamber (Figure 4.4). The test data is recorded at the temperature range of
25oC to 200oC with an interval of 25oC.
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HP 4145B Parameter Analyzer
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DUT

Figure 4.2: DC characterization system block diagram

Figure 4.3: Screen shot of LabVIEW-based control software for HP4145B
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Control Computer

HP 4145B Parameter Analyzer

Delta 9023 Test
Chamber

GPIB
DUT

Figure 4.4: System block diagram for high temperature characterization
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4.1.2 Test Setup for Capacitance Measurements
A custom C-V measurement setup, as shown in Figure 4.5, was used to measure the
capacitance of the test device. Capacitance measurement includes the measurement of
capacitances between the test device terminals such as gate-source capacitance (CGS),
gate-drain capacitance (CGD), and drain-source capacitance (CDS) as well as the high-low
or max-min capacitor measurement of the MOS-Capacitor. A Keithley 590 C-V analyzer
is used to measure the capacitance for both DC or low and high frequencies.

A similar measurement system is used to measure the capacitance with the PC-based
custom-design LabVIEW program and GPIB interface to communicate with the Keithley
590 C-V analyzer. This program automates a number of functions by allowing the user to
setup the experiment, initiate the program, and leave the unit to collect, display, and save
the measured data. Figure 4.6 shows a screen capture of the custom control program.

4.1.3 Test setup for Switching Characteristics Measurements
Measurement of switching characteristics is very important to understand the dynamic
characteristics of a switching device. Due to the limitation of high power switching
characteristics test facilities, a simple inverter circuit (Figure 4.7) is setup on a
breadboard to facilitate the test procedure. A square wave (0-5V peak-peak, 1kHz30kHz) is applied at the gate of the inverter and the rise and fall times are measured from
the output waveforms.
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Figure 4.5: C-V measurement system block diagram

Figure 4.6: Screen shot of LabVIEW-based control software for Keithely590
CV Analyzer

DC Power Supply

Signal Generator
HP33120A

TDS 340A Digital Oscilloscope

Test
Circuit

Figure 4.7: Test setup for switching characteristics measurements
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4.2 Data and Results
The measured output characteristic of the 4H-SiC DIMOS test device at room
temperature is shown in Figure 4.8. The drain current starts to increase for a gate voltage
just below 4V. The drain currents at the saturation region rises to a value of about 55mA
at VGS=7V and at VDS=4V. A tangent is drawn at the linear region of the drain current
characteristic to calculate the on-resistance. From the slope of the tangent, the calculated
on-resistance, RDS-ON is obtained to be about 14Ω at a gate voltage of 7V. The value of
the on-resistance decreases as the gate voltage is increased. The high power measurement
was carried out at the facility of the National Transportation Research Center. From that
measurement, the on-resistance was measured to be 1.3Ω at VGS=16.8Volts (Figure 4.9).
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Figure 4.8: DIMOS Output characteristics measured at room temperature
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Drain Current ID

Drain Voltage, VDS
Figure 4.9: DIMOS Ron resistance calculation at higher current ratings

The design value of the DIMOS on-resistance is 1Ω at VGS=20V. The measured onresistance matches very well with the design value. Figure 4.10 and Figure 4.11 show the
variation of the output conductance and on-resistance of the test device.

The output conductance variation (Figure 4.10) with the drain voltage is generated from
the output characteristics of the DIMOS test device. It is observed that the output
conductance decreases as the drain current increases in the linear region and decreases to
zero with the on-set of saturation current. Higher conductance values are observed at
higher gate voltage because of the increased channel conductivity and drain current.
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Figure 4.10: Output conductance vs. drain voltage with gate voltage as a
parameter
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Figure 4.11: On-Resistance vs. drain current at different gate voltage
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The transfer characteristics are measured at VDS =1V and 5V, respectively. The transfer
characteristics at VDS=5V is shown in Figure 4.12. The transfer curve shows different
slopes and threshold voltage values for different VDS. Due to the resistance in the drift
region and high doping density in the p-body region of the vertical power MOSFET, the
transfer characteristics are usually measured at VDS=5V. However, to compare the
dependence of the threshold voltage on the drain voltage, transfer characteristics are
measured at VDS=1V and 5V, respectively. Figure 4.13 show the transfer characteristics
are measured at VDS=1V and 5V. Figure 4.14 show the sqrt(ID) vs VGS plot to calculate the
threshold voltage at room temperature. The calculated value of the threshold voltage from
Figure 4.14 is 4.1V, which agrees with the calculated value from C-V measurement.
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Figure 4.12: DIMOS Transfer characteristic measured at VDS=5V at room
temperature
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Figure 4.13: Transfer characteristics measured at VDS=1V and 5V at room temperature
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Figure 4.14: DIMOS Sqrt(ID) vs VGS measured at VDS=5V, at room temperature
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Small signal analysis is also carried out to understand the device behavior at weak,
moderate, and strong inversions. The transconductance gain gm/ID vs ID and sub-threshold
drain current are shown in Figure 4.15 and Figure 4.16, respectively. The device shows a
longer range of strong inversion region operation compared to weak inversion operation.
The quick roll-off in the weak inversion region suggests that the device has higher
leakage current.

The output characteristics of the DIMOS test device at 100oC and 200oC are shown in
Figure 4.17 and Figure 4.18, respectively. A noticeable change of the drain current at
higher temperature is observed. At 25oC, the drain current in the saturation region is
about 7mA at the gate voltage of 5V, which rises to a value of 40mA at the same gate
voltage but at the temperature of 100oC. The current even reaches to a value of 90mA
with the gate voltage of 4.5V and at the temperature of 200oC. The major reason for the
current change is the reduction in the threshold voltage and thereby a boost in the drain
current with the same gate voltage.

The transfer characteristics at different temperatures are shown in Figure 4.19. The
transfer curves show an interesting behavior, which is different from that of silicon power
MOSFETs. In silicon power devices, transfer characteristics shows a cross over with the
increase of temperature, which is due to the negative temperature dependency of the
threshold voltage. However, in SiC device, transfer characteristics shifts in parallel (i.e no
cross over) due to the positive temperature dependency of the threshold voltages. The
sub-threshold current at different temperatures is shown in Figure 4.20.
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Figure 4.15: DIMOS Trans-conductance gain gm/ID vs. drain current ID
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Figure 4.16: DIMOS Sub-threshold characteristics at different drain voltage
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Figure 4.17: DIMOS Output characteristics measured at a temperature of 100oC
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Figure 4.18: DIMOS Output characteristics measured at a temperature of 200oC
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Figure 4.19: DIMOS Transfer characteristics at different temperatures
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Figure 4.20: DIMOS Sub-threshold characteristics at different temperatures
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From the Figure 4.20, it is observed that sub-threshold current increases rapidly with the
increase of temperature. The threshold voltage variation with temperature is shown in
Figure 4.21. The threshold voltage changes from 4.1V (at 20oC) to 2.1V (at 200oC).

The variation of MOSFET gate capacitance with the gate bias voltage is shown in Figure
4.22. The nature of the curve is different in inversion layer compared to that of MOScapacitor. This is due to the inversion layer formation in the p-base region, which is
accomplished by the transport of electrons from the n+ source region to the inversion
layer. Consequently, even at high operating frequencies, the inversion layer charge can
respond to the applied high frequency signal by the rapid transfer of electrons from the
n+ emitter into the inversion layer. Thus the measured C-V curve looks like DC or low
frequency curve. The measured capacitance values are given in Table 4.2.

The switching characteristics of an inverter circuit are shown in Figures 4.23-4.26. The
performance is observed for different frequencies and at different gate series resistance
values. The performance degrades with the increase in the applied frequency or the
increase in the gate series resistance. Although the gate has very high capacitance,
without any gate series resistance, the MOSFET turns on rapidly.

Table 4.2: Measured Capacitance Values for the Test Device
Capacitance
Measured Value (pF)

Gate-source capacitance, CGS

634

Gate-drain capacitance, CGD

544

Drain-source capacitance, CDS

407
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Figure 4.21: DIMOS Threshold voltage, VT variation with temperature
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Figure 4.22: Capacitance-voltage measurement of the DIMOS test device
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Figure 4.23: Switching characteristics of the test device at 10kHz without any gate
resistance
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Figure 4.24: Switching characteristics of the test device at 10kHz with 9.1kΩ gate
resistance

81

Output
waveform

Input
waveform

Figure 4.25: Switching characteristics of the test device at 20kHz without any gate
resistance

Output
waveform

Input
waveform

Figure 4.26: Switching characteristics of the test device at 20kHz with 9.1kΩ gate
resistance
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Figure 4.27: DIMOS body diode third quadrant operation at VGS=0Volts

In order to calculate the body diode saturation current and resistance, third-quadrant
operation (VGS=0, VDS is negative) is carried out (Figure 4.27). The diode saturation
current is measured from diode forward characteristics. However, the body diode is
reverse biased with positive VDS. In the diode current measurement, channel or MOSFET
drain current should be zero which is obtained with VGS=0V.

4.3 SPICE Model for Power MOSFETs
SPICE, a circuit simulator, is the most essential as well as the most familiar design tool in
computer-aided design for integrated circuit and system development. A variety of
commercial SPICE simulation software packages are available for circuit simulation.
Most of the standard device models that are used in SPICE are based on a model for low
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current and low voltage devices, which are suitable for integrated circuit design and
simulation. Power MOSFETs are different from regular lateral MOSFET in terms of
device structure as well as the voltage and the current ratings. The built-in FET models
are not able to simulate all the modes of power MOS device operations. For example, the
large value of the capacitance that affects the switching characteristics, the presence of
channel resistance and drift region resistances that allow the high voltage operations, or
the presence of parasitic body diode that affects the operation in the third quadrant.
Therefore, the regular SPICE model for the MOSFETs cannot replace the power
MOSFET device behavior. The demand for the power MOSFET devices in different
power electronics applications is increasing as discrete components as well as the output
stage of power integrated circuit. Due to the increasing demand of the SPICE model for
the power MOSFETs, several attempts have been made to develop models for power
MOSFETs by different researchers and model development facilities [43-44]. As a part
of the current research, a simple behavioral SPICE model for the SiC DIMOSFET is
proposed based on the understanding of the power MOSFET device terminal behavior
(Figure 4.28).

The aim of the model development is to reuse the available built-in FET models of the
regular lateral MOS devices of the commercial SPICE simulator. The advantage of the
model is the limited number of parameters, which can readily be extracted from simple
terminal measurements or from standard datasheet, using the algorithmic and empirical
approach as described below. Once the parameters are placed, the model can be used to
simulate either p-channel or n-channel SiC power MOSFET devices over a wide range of
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Figure 4.28: SPICE model for 4H-SiC DIMOS transistor

currents and voltages. The model especially considers silicon carbide material and
process related parameters that affect the device performance. The model can be
described as a sub-circuit within the same SPICE code and can be run in any commercial
SPICE simulator. Since DIMOS is a power device, its channel length, width, and other
device dimensions are big enough to neglect the second order effects in the model
equations and the simulation can be carried out as SPICE level 1 or level 2.

4.3.1 Model Description
The model includes several resistances, capacitances, body diode and dependent current
source with the combination of a lateral MOSFET as shown in Figure 4.28. In power
MOSFETs, a lightly doped drift region is introduced to increase the voltage rating. This
drift region introduces a large resistance to the drain current path. The model shows the
drift region resistance in series with the lateral MOSFET. The drain and the source
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resistance are not equal for vertical power MOSFETs. Usually, the drain region shows a
larger resistance compared to the source resistance.

Power MOSFETs show large gate capacitance due to larger gate area. The major three
capacitances considered in the model are: gate-source capacitance (CGS), gate-drain
capacitance (CGD), and drain-source capacitance (CDS). These capacitances show
considerable effects on switching characteristics or dynamic behavior of the device.
The values of these capacitances are directly measured using Keithley 590 C-V analyzer.

The power MOSFETs can block the voltage in reverse bias condition. This blocking
capability is usually represented by the reverse bias body diode, which is formed between
the p-bodies and n-drift region of the vertical structure. The effect of channel resistance
variation with gate bias is represented by the dependent current source IRCH, which is
discussed in detail in section 3.2.1. The current from the dependent current source
increases with an increase in the gate voltage. The proportionality constant of the
dependent current is determined from the empirical fit of the measured data.

4.3.2 Parameter Extraction Procedures
The measured transfer characteristics and output characteristics of a MOSFET are
required to extract the parameters for the SPICE model. In saturation region (large drain
voltage, VDS>(VGS-VTO)), the lateral MOSFET device is modeled according to the
following equation:
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ID =

( K P )W (V gs − VTO ) 2
2L

where
KP

= Process Tran-conductance Parameter

VTO

= Threshold Voltage

W

= Channel Width

L

= Channel Length

ID

= MOSFET Drain Current

VGS

= Gate-Source Voltage

Figures 4.29-4.31 explain the methods of extracting parameters from different
characteristics. Figure 4.29 provides the process transconductance parameter, (KP/2)0.5,
and the threshold voltage, VTO directly. This data can then be used to find the value of
source resistance, Rsource. The series resistance is important because it causes the plotting
of sqrt (ID) vs VGS to depart from linearity at high current level.

The on-resistance is obtained from the linear region of operation of the output
characteristics as shown in Figure 4.30. The channel length modulation parameter
LAMBDA can be obtained from the intersection of the extended tangent on the drain
axis. These tangents are drawn at different output characteristics line at different gate
voltage.
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Figure 4.29: The plot of the square root of drain current vs gate voltage defines the
threshold voltage, VTO, (KP/2)0.5, and Rsource for the power MOSFET[43]

Figure 4.30: Drain current vs drain-source voltage at different gate voltage. This
curve defines the on-resistance of the device [43]
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Figure 4.31: Plot of log (ID) vs VDS in the third-quadrant operation of the power
DIMOS defines IS and RS of the parasitic body diode [43]

To find the saturation current and resistance parameters of the body diode, the log (ID) vs
VDS is plotted as shown in Figure 4.31, holding the gate voltage, VGS, negative for thirdquadrant operation, i.e., where VDS is less than 0. This plot gives the saturation current
and resistance of body diode.

The calculated SPICE parameters are listed in Table 4.3. The value of VTO and KP are
obtained from Figure 4.14, IS and RS are calculated from Figure 4.27. Rdrift is obtained
from Figure 4.12, TOX, W, L, Vbreak are taken from datasheet. The SPICE sub-circuit is
shown in Figure 4.32.
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Table 4.3: Input Parameters for DIMOS SPICE Model
SPICE Parameters
4H-SiC DIMOS values

Lateral MOS
Model Level

2

TOX

700oA

VTO

3.9

KP

9.8mA/V2

LAMBDA

0.016V-1

W

185µm

L

1.5µm

DBODY
IS

1e-16A

RS

70Ω

CJO

407pF

Passive Elements
CGS

634pF

CGD

544pF

CDS

407pF

Rdrift

1.33Ω

Rdrain

0

Rsource

0

RG

10MΩ

Vbreak

1.2kV
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* This the power DIMOS sub-circuit
* Node 1 is the power mos drain
* Node 2 is the power mos gate
* Node 3 is the power mos source
.SUBCKT POWMOS 1 2 3
CGS 2 6 634P
CGD 2 1 344P
CDS 1 3 207P
RDRIFT 5 7 14.33
RDRAIN 1 7 0.1
RSOURCE 3 6 0.1
RG 2 4 1MEG
M1 5 4 6 6 DIMOS
DBODY 3 1 DMOD1
GIRCH 5 6 2 3 0.001
.MODEL DIMOS NMOS VTO=3.9 KP=9.8E-3 TOX=0.07U L=1.5 W=185
.MODEL DMOD1 D IS=1E-16 RS=70 CJO=407P
.ENDS
*
*
Figure 4.32: Input listing of the sub-circuit model
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Chapter V

Application of SPICE Model

In chapter IV, a simple behavioral SPICE model for the SiC power MOSFET is
presented. The model is introduced in the SPICE code as a sub-circuit for a simple
inverter circuit and thereby verified the reliability of the model. The model is further
introduced in the SPICE code for the design and simulation of a class D power amplifier.
In the following sections, verification of SPICE model, design of class D audio power
amplifier, the comparative study and performance analysis of the integrated circuit design
for both silicon and silicon carbide material systems are discussed.

5.1 SPICE Model Verification
A simple behavioral SPICE model for the SiC power MOSFET has been developed
(section 4.3 of chapter IV) from the understanding of the power MOSFET device
behavior. The parameters of the sub-circuit model are extracted from the device terminal
characteristics measurement. In this section, the verification of the developed SPICE
model is presented by introducing the model in the SPICE code as a sub-circuit for a
simple inverter test circuit.
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Figure 5.1: Inverter circuit for switching characteristics measurement

A simple inverter circuit is built on a test board to measure the switching characteristics
of the test device as shown in Figure 5.1. An input pulse train of square-wave (0-5V
peak-peak) for the frequency range of (1kHz-50kHz) is applied to the input and
corresponding output is observed. The measured wave-shapes are shown in chapter IV.
The inverter circuit is then simulated using the developed sub-circuit model. The
comparison of the simulated wave-shapes to the measured wave-shapes is shown in
Figure 5.2 and Figure 5.3 at 10kHz and 20kHz, respectively. The simulation results
matched very well with the measurement. It is observed from the switching
characteristics that the device can be operated for the frequency range of (0-20kHz). The
SPICE model can be used reliably in circuit simulation at least for the low voltage low
power case.
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Figure 5.2: Switching characteristics of the inverter circuit at 10kHz

with 9.1kΩ gate resistance, (a) measured (b) simulated
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Figure 5.3: Switching characteristics of the test device at 20kHz with

9.1kΩ gate resistance, (a) measured (b) simulated
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5.2 Design and Simulation of Audio Power Amplifier
5.2.1 Class D Amplifier
A class D amplifier employs a pair of active devices and a tuned output circuit. It is the
most common implementation of switch mode power amplifiers. The active devices are
driven to act as a two-pole switch that defines either a rectangular voltage or rectangular
current waveform. The output circuit low-pass filter is tuned to the operating frequency,
which suppresses the higher order harmonics, resulting in sinusoidal output voltage and
current. The efficiency of an idealized class D amplifier is 100%. Class D amplifiers have
been utilized extensively in applications ranging from audio range of frequency (2020kHz) to tens of MHz.

One topology for realizing a class D amplifier and the associated voltage and current
waveforms are shown in Figure 5.4. The switch toggles between points A and B with a
50% duty cycle. The output filter is tuned at a frequency of 5kHz and the power is
delivered to a 100Ω-load resistance of the matching network. The currents I1 and I2
represent the positive and the negative half-cycles of the load current, respectively.

5.2.2 Audio Power Amplifier Design
Class D audio power amplifiers have high efficiency, and are used when high audio
frequency power is necessary (e.g. in sport arena, at open air concerts etc.), but also in
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Figure 5.4: Class D amplifier and associated waveforms

public information systems, building, airplane entertainment systems, cars etc., where
efficiency is a major priority. Although the theoretical efficiency of the class D amplifiers
is 100%, it is not achievable due to the non-ideal characteristics of the active switches.
Both of the switches should turn-on and turn-off alternately to achieve higher efficiency.
When one of the switches is at on-state, the other switch must be at off-state. But in
reality, at the transition time, both of the switches remain in on state for fraction of time
of the operating cycle, which causes power losses. Usually, 90% efficiency can be
obtained for class D operation.
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A class D audio power amplifier is shown in Figure 5.5. At the output power stage, two
power DMOSFETs are connected in series to provide the switching characteristics of the
class D amplifier. Gate drive circuit drives the power switches. There are two separate
gate drive circuit for the switches, which are named as high-side gate drive and low-side
gate drive circuit. The input audio signal is compared to a saw-tooth wave to generate
modulated gate drive signal, which is fed to the high-side gate drive circuit. The
complementary modulated signal is fed to the low-side gate drive circuit.

The output low-pass filter is usually omitted to reduce the cost of design. The switching
frequency is usually set to 1MHz, which is much higher than the audible range of
frequency. Since human ears act like a low-pass filter and cannot responded to frequency
higher than 20kHz. Therefore, higher harmonics produced at the output stage can be
neglected for simple design. However, extra power loss is associated with the harmonics
and hence filter design should be included if possible.

Power VDD

Comparator

Audio In

Ramp
Generator

High Side
Driver
Circuit

DMOS

Low Side
Driver
Circuit

DMOS

Figure 5.5: Class D Audio Power Amplifier
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The gate drive circuit requires isolation technique to isolate the control signal from the
power circuit. The simplest method of isolating the MOSFET gate from the driving
circuit is with pulse transformer as shown in Figure 5.6. This passive solution is simple
and cheap, but transformer saturation limits on-time for a given transformer size, and
magnetizing current will reduce efficiency. The simple addition of capacitor and zener
diode on the secondary side can be used to restore the correct DC offset on the signal.

In the simulation of the design, only power DMOS stage is considered for SiC material
systems. Rest of the circuit is simulated in usual silicon material system. The output
waveforms (voltages and currents) of the simulation are shown in Figure 5.4. Some other
wave-shape across the inductor and capacitors are shown in Figure 5.7. The simulation
produces reasonable and acceptable voltage and current waveforms for SiC material
system at low power level.

Figure 5.6: Circuit diagram of transformer isolated gate drive

99

VL

VC

Vgate

Vout

Figure 5.7: Different voltage wave-shape of the audio amplifier

The switching characteristics of the DIMOS suggest that the DIMOS in 4H-SiC cannot
work properly above 30kHz switching frequency. The frequency response may be
improved to some extent with the adjustment of the DIMOS input and output resistance.
However, it cannot operate at 1MHz modulating frequency. The sampling frequency may
be limited to below 30kHz. Therefore, a low-pass filter cannot be omitted in this case.
Another problem of the SPICE model is that it has been developed from the output and
transfer characteristics where current limit was below 100mA, which is very low
compare to the device current rating. Therefore, the model is not suitable for higher
current rating. The model needs to be redefined for higher current rating with higher gate
voltage. Therefore, the class D audio amplifier power level cannot be increased. The
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output waveforms produce output in the mili-watt range. The low-pass filter resonant
frequency is set to an operating frequency of 5kHz. The target of this design was to
incorporate the SPICE model to check the functionality of the audio power amplifier
using the SPICE model.

5.3 Comparative Study and Performance Analysis
There is no doubt that silicon power devices still show the best performance and
dominate the power electronic application with moderate voltage and current ratings.
Alternate material such as silicon carbide is emerging in power electronic device
fabrication for high power, high voltage, and high temperature operation. Silicon carbide
devices are now in development stage. A lot of research is needed to achieve workable
and better quality devices. A tremendous possibility of the revolutionary change in future
high power high temperature electronics is indicated by all SiC research efforts. In this
discussion, one of the highly demanded consumer electronic applications, a class D audio
power amplifier, is focused to compare the advantages of SiC over silicon in high power
electronics integration. At this moment, it seems that the design of class D amplifier in
SiC is waste of time and money. However, the following discussion will reveal that for
integration of power amplifier on a single chip with small heat sink SiC is the best
choice.

In audio industries, the demand for high power and high efficiency amplifier in more
compact casing is ever increasing. Research is going on to integrate the design on a single
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chip. One of the greatest challenges of the power amplifier design is to implement the
power stage on a single chip. The power losses associated with a power amplifier are
significant for high power rating. For an example, a 1000watts audio power amplifier
with an efficiency of 90%, produces a loss of 100watts, which ultimately increases the
temperature of the chip. As the chip temperature increases, it affects the performance of
the control circuitry and it may even cause thermal runway for rest of the circuitry. The
uneven temperature distribution creates thermal management problem. Due to the
thermal instability, low to medium range of on-chip audio power amplifier can be
obtained with proper cooling system.

For the comparative study, it is assumed that voltage and current ratings, breakdown
voltages and on-resistance are same for both silicon and silicon carbide power devices.
As the critical field in 4H-SiC is 10 times greater than that of silicon [45], the drift layer
in a 4H-SiC device can be doped 100 times greater and have 1/10 the thickness of that of
a silicon device with the same blocking voltage. Therefore, the amount of charge in the
drift layer that needs to be charged/discharged per unit area is 10 times greater in a 4HSiC device when compared to a silicon device. The 2kV 4H-SiC DMOSFET chip
(thickness in the epilayer) is 40 times smaller [46] drift layer than that of 2kV silicon
switch with the same resistance. On the other hand, mobility of silicon is 20 times better
than SiC; therefore, for the same current rating the chip of the SiC die is 20 times larger.
However, with the improvement of the mobility value, the chip area will be reduced. For
example, if the mobility value can be increased by a factor of 4, the required die area will
be 5 times larger. SiC die cost is also reducing very rapidly. If it is assumed that the SiC
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material or die cost is 4 times higher than silicon, then SiC chip cost is about 20 times
higher.

The volume and mass of the heat sink is very important for compact design. The volume
and mass calculations of the heat sink for SiC and silicon system design are reported in
[47]. Both the volume and mass of the heat sink for an inverter circuit is about 8.5 times
smaller in SiC compared to silicon counterpart at a switching frequency of 20kHz and 5.5
times smaller at 100kHz. Since the class D amplifier can be operated at 400kHz, the ratio
can be taken as 4 times smaller for SiC compared to silicon devices. Figure 5.8 shows the
relative comparison of heat sink volume and mass, die area and cost for Si and SiC
material systems. Although SiC die area is larger than Si, it is negligible in system
volume and mass calculations. SiC die area and cost will be reduced with the
improvement of the technology.

This study shows that for audio amplifier design integration, SiC solution occupies less
area and less space with better thermal management of the chip compared to all-silicon
solutions.
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Chapter VI

Conclusions and Future Research

6.1 Conclusions
Silicon carbide possesses superior physical and electrical properties compared to Si. SiCbased devices are expected to have a greater impact on high temperature power
electronics. One of the potential applications of the high temperature power electronics is
in transportation industries. The dc-dc converters and the inverters, frequently used in
hybrid electric vehicles, require a number of switching diodes and MOSFETs.
Transportation industries are looking for reliable switching devices for high temperature
operation. At present the use of silicon-based power devices are largely limited because
of the intrinsic material parameters and the internal heat generation of the power
switches. Hence, there is a great need for acceptance of the wide bandgap semiconductor
in automotive electronics. Power MOSFETs in SiC are still in a developmental stage;
therefore, there is a good opportunity to study, design, fabricate and test a power
MOSFET in SiC. There is always a need for reliable device model to study the device
behavior and evaluate its characteristics. A good model can predict the device behavior
quite accurately and design requirements can be implemented with low tolerance.
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In this study, limitations of the wide bandgap material processing and device fabrications
are investigated. Present state-of-art research of three major wide bandgap materials (SiC,
GaN and Diamond) are studied and material for the commercial power MOSFET
fabrication is assessed. Vertical MOSFET structure is identified and new modeling
technique is developed. The achievement of the research can be summarized as follows:

•

Analytical modeling for vertical (DIMOS) structure: An analytical model for

vertical double implanted DIMOS structure has been developed to analyze the
device behavior. A vertical device structure is proposed to verify the model in 4HSiC. A numerical simulator is used to simulate the proposed device structure and
thereby verify the analytical model.

•

Temperature model for lateral MOSFET: MOSFET temperature model helps to

understand and predict the device behavior at high temperature. An analytical
model for the lateral MOSFET in SiC has been developed that has taken the
temperature effects on the device behavior. The temperature dependency of the
lateral MOSFET is compared to the measured data for both 4H- and 6H-SiC
material systems. The simulation results match very well with the measured data.

•

Temperature model for vertical DIMOS structure: A temperature model for 4H-

SiC DIMOS has also been developed. The temperature dependency of the vertical
MOSFET is compared to the measured data. The simulation results match
reasonably with the measured data.
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•

Parameter extraction and SPICE model development: A vertical DIMOS test

device fabricated in 4H-SiC has been tested and characterized at room
temperature as well as at different temperatures ranging from 25oC to 200oC. The
capacitance measurement as well as the switching characteristics is also carried
out for the test device. The parameters for developing a SPICE model are
extracted. A SPICE model for the vertical DIMOS has been developed for circuit
simulation.

•

Design of class D power amplifier in SiC: The developed SPICE model is used

to design a class D power amplifier and thereby the reliability of the model is
verified. The comparative study and performance analysis of the design for both
silicon and silicon carbide material systems are carried out to justify the
advantage of SiC material.

SiC technology is a fairly new subject in current power electronic research. The models
presented in this thesis will contribute towards the modeling of the vertical power
MOSFETs in SiC. The models developed in this research will not only help the SiC
device researchers to study the behavior of the device, but will also provide a SPICE
model for circuit designers.

107

6.2 Suggestion and Future Research
In this research, an analytical model for 4H-SiC DIMOS has been developed and verified
by a device structure simulated in a two dimensional numerical simulator MEDICI. One
of the future works would be the simulation of the device structure in a three-dimensional
device simulator like DAVINCI. Thus, more realistic device structure could be formed,
more detailed device inside could be visualized, and a clear picture of the charge
transport and electric field strength will be available for complete analysis. Instead of
simulating on single device, thousands of small devices, known as cells, could be laid-out
and connected in parallel to obtain the desired voltage and current ratings. Once the
simulation results would be satisfactory, the device needs to be fabricated and to be tested
and characterized. Several generations of fabrication and characterization of the test
device are required to improve the model and thus establish the model as a universally
acceptable one.

Further improvements of the temperature models are needed for both the lateral and
vertical MOSFETs in SiC. The models are verified based on results from a limited
number of test devices. More device characterizations are needed and more investigations
are required to improve the models and to match the simulation results more accurately to
the measured data. The device parameters need to be readjusted with the advances in the
fabrication process of the SiC devices. The models may need to be redefined with the
improvement of the SiC process. The above-mentioned topology for model improvement
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is also true for the SPICE model. More accurate SPICE parameters can be obtained from
more test data analysis.

The developed models can be used to analyze and evaluate the system level performances
of DC-DC converters and motor drive circuits for hybrid electric vehicles as well as high
power and high temperature electronic applications. The developed power MOSFETs can
be used to build the systems and measure the performance. More investigation is required
to examine the system level benefit of the SiC power devices.
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The drain current of the drift region-A (Figure 2), ID can be obtained using equation (i),
I D = Ay qn

µn Ey

(i)

1 + E y Ec

where Ay is the cross sectional area, Ey is the electric field along y-axis. Using the current
expression from (i) at drift region-A, voltage VA can be calculated by as,
W j +Wd

VA =

∫E

y

dy

(ii)

0

where, E y =

ID
can be obtained from equation (i), Ay = WLS ,
Ay qnµ n − I D E c

n = N d (donor concentration in the drift region). Therefore, equation (ii) becomes,
VA =

I D (W j + Wd )

(iii)

W (LS qN d µ n ) − I D E c

Since the width of the depletion region, Wd is a function of VA; the relation between the
width of the depletion region and voltage of region A can be expressed as equation (iv)

 2ε
Wd =  SiC (Vbi + V A + Vch )

 qN d
For simplicity, let us assume a =

1

2

(iv)
ID

WLS qN d µ n − I D E c

and b =

2ε SiC
qN d

Therefore, equation (iii) can be rewrite as,
V A = aW j + a(b(Vbi + Vch ) + bV A )

1

(v)

2

Solving equation (v) for VA we get the expression as,
V A = aW j +

a 2b
a 4b 2
+ a 3W j b +
+ a 2 b(Vbi + Vch )
2
4
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(vi)

For drift region –B, current spreads laterally with an angle α, thus offers a varying crosssection area. The cross sectional of the area of the region B is given by,

[

]

Ay = W LS + 2( y − W j − Wd ) cot α .

Therefore, the voltage VB is given by equation (vii),
W j +Wd + LP tan α

VB =

∫E

y

y =W j +Wd

dy =

WqN d µ n ( LS + 2 LP ) − I D E c 
log 

WqN d µ n cot α

 WqN d µ n ( LS ) − I D E c
ID

(vii)

The drift region –C offers a big constant cross-section area. The area is given by
Ay = W ( LS + 2 LP ) . Thus the voltage VC can be calculated by equation (viii),
VC =

I D (Wt − W j − Wd − LP tan α )

(viii)

WqN d µ n ( LS + 2 LP ) − I D E c
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